


8. Block Diagram and Schematic


4		3		2		1																													
SAMSUNG PROPRIETARY THIS DOCUMENT CONTAINS CONFIDENTIAL PROPRIETARY INFORMATION THAT IS SAMSUNG ELECTRONICS CO.'S PROPERTY. DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS EXCEPT AS AUTHORIZED BY SAMSUNG.																																			
<h1>CANTERBURY SPRINGFIELD</h1>				<h3>Table of Contents</h3>																															
<div>CPU : INTEL DIAMONDVILLE Chip Set : INTEL 945GSE Remarks : Model Name : CANTERBURY SPRINGFIELD PCB Part No : BA41-01122A (GCE) BA41-01123A (NY) BA41-01124A (HST) BA41-01125A (TRI) Dev. Step : PR1 Revision : 1.0 T.R. Date : 2009.07.13</div>				<div>Page. 1 ---- COVER Page. 2 ---- OPERATION BLOCK DIAGRAM Page. 3 ---- POWER SEQUENCE Page. 4 ---- CLOCK DISTRIBUTION Page. 5 ---- BOARD INFORMATION Page. 6 ---- CLOCK GENERATOR (CK-505M) Page. 7~8 --- DIAMONDVILLE (N270) Page. 9 ---- THERMAL MONITOR Page. 10~13 - CALISTOGA (INTEL945GSE) Page. 14~15 - DDR2 ON BOARD Page. 16 --- DDR2 TERMINATION Page. 17 --- DDR2 SODIMM Page. 18~21 - ICH7-M Page. 22 --- BIOS CODE Page. 23 --- LCD(LVDS) CONN. Page. 24 --- CRT CONN. Page. 25 --- HDD CONNECTOR (SATA) Page. 26 --- MICOM Page. 27~29 - LAN (GIGABIT) Page. 30 --- USB Page. 31 --- MINI-CARD (Wireless) Page. 32~33 - CARDBUS CONTROLLER (AU6371) Page. 34 --- 3IN1 SUB Page. 35 --- AUDIO CODEC (ALC262-GR) Page. 36 --- AMP & SPEAKER & MIC Page. 37 --- KBD CONN & DEBUG PORT Page. 38 --- CHARGER Page. 39 --- P3.3V_AUX & P5V_AUX Page. 40 --- DDR2 POWER Page. 41 --- CHIPSET POWER (P 1.05V & P 1.5V) Page. 42 --- CPU VRM POWER (VCC_CORE) Page. 43 --- SWITCHED POWER Page. 44 --- POWER DISCHARGER Page. 45 --- LED FPC CONNECTOR POWER S/W Page. 46 --- TRANSMITTER Page. 47 --- MOUNT HOLE Page. 49~50 - TEST POINTS</div>																															
<table border="1"><thead><tr><th>DRAW</th><th>CHECK</th><th>APPROVAL</th></tr></thead><tbody><tr><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td></tr></tbody></table>				DRAW	CHECK	APPROVAL																													
DRAW	CHECK	APPROVAL																																	
<table border="1"><thead><tr><th>DESIGN</th><th>BAE, SO</th><th>DATE</th><th>5/29/2008</th><th>TITLE</th><th>CANTERBURY MAIN COVER</th><th>SAMSUNG ELECTRONICS</th></tr></thead><tbody><tr><td>CHECK</td><td>KIM, HS</td><td>REV. STEP</td><td>PV</td><td></td><td></td><td></td></tr><tr><td>APPROVAL</td><td>CHUN, YB</td><td>REV</td><td>1.0</td><td></td><td></td><td>PART NO. BA41-xxxxxx</td></tr><tr><td>MODULE CODE</td><td></td><td>LAST EDIT</td><td>June 09, 2009 15:27:15 PM</td><td>PAGE</td><td>1</td><td>OF 44</td></tr></tbody></table>				DESIGN	BAE, SO	DATE	5/29/2008	TITLE	CANTERBURY MAIN COVER	SAMSUNG ELECTRONICS	CHECK	KIM, HS	REV. STEP	PV				APPROVAL	CHUN, YB	REV	1.0			PART NO. BA41-xxxxxx	MODULE CODE		LAST EDIT	June 09, 2009 15:27:15 PM	PAGE	1	OF 44				
DESIGN	BAE, SO	DATE	5/29/2008	TITLE	CANTERBURY MAIN COVER	SAMSUNG ELECTRONICS																													
CHECK	KIM, HS	REV. STEP	PV																																
APPROVAL	CHUN, YB	REV	1.0			PART NO. BA41-xxxxxx																													
MODULE CODE		LAST EDIT	June 09, 2009 15:27:15 PM	PAGE	1	OF 44																													

8. Block Diagram and Schematic




D:/users/canterbury/PV_0609/Canterbury_MAIN


8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic



8. Block Diagram and Schematic




8. Block Diagram and Schematic




D:/users/canterbury/PV_0609/Canterbury-MAIN


8. Block Diagram and Schematic




8. Block Diagram and Schematic









8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic







8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic



8. Block Diagram and Schematic




8. Block Diagram and Schematic









8. Block Diagram and Schematic



8. Block Diagram and Schematic




8. Block Diagram and Schematic







8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic





8. Block Diagram and Schematic





8. Block Diagram and Schematic







8. Block Diagram and Schematic



8. Block Diagram and Schematic



8. Block Diagram and Schematic



8. Block Diagram and Schematic

